Benign python Download

peakrdl-regblock 0.23.0

Legitimate hardware design tool

“Compile SystemRDL into a SystemVerilog control/status register (CSR) block”

References a public code-forge URLPython file opened for write or append

Evidence

Keyboard shortcuts on this page: j for the next sample, k for the previous one, x to go back to the feed, d to download the original bytes, r to re-queue the sample for analysis.